

APPLICATION
FOR
UNITED STATES LETTERS PATENT

TITLE: A SYNCHRONOUS CLOCK GENERATOR FOR
INTEGRATED CIRCUITS

APPLICANT: SHEKHAR Y. BORKAR, MATTHEW B. HAYCOCK,
STEPHEN R. MOONEY, AARON K. MARTIN AND
JOSEPH T. KENNEDY

CERTIFICATE OF MAILING BY EXPRESS MAIL

Express Mail Label No. EL 584941145 US

I hereby certify under 37 CFR §1.10 that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee with sufficient postage on the date indicated below and is addressed to the Commissioner for Patents, Washington, D.C. 20231.

March 8, 2001

Date of Deposit

Signature

Typed or Printed Name of Person Signing Certificate

Giuseppe Vargas

A SYNCHRONOUS CLOCK GENERATOR FOR INTEGRATED CIRCUITS

BACKGROUND OF THE INVENTION

The present invention relates generally to integrated
5 circuits, and more particularly, to a synchronous clock
generator used in such circuits.

Integrated circuits receive an input signal from an
external device. The integrated circuit executes processing
operations, and then generates an output signal. Clock
10 signals are used to control the flow of the input signal into,
through, and out of the integrated circuit. Operations on the
input signal are often initiated at the edges of a clock
signal.

Executing operations on an edge of a clock signal may be
15 complex. Data may arrive substantially at the same time with
the rising edge of the clock signal and may be immediately
latched into data registers. The data, however, may require
sufficient time to transition between high and low levels.
Thus the data may not be latched during a large portion of a
20 clock period during the transition period.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 illustrates a simplified block diagram of an integrated circuit with an input/output interface and an integrated circuit core.

5 Fig. 2 illustrates a circuit diagram of the input/output interface of Fig. 1 with a synchronous clock generator.

Fig. 3 illustrates a block diagram of a delay lock loop circuit and a delay circuit of the synchronous clock generator of Fig. 1.

10 Fig. 4 illustrates a delay cell of the delay lock loop circuit of Fig. 3.

Fig. 5 is a timing diagram illustrating an operation of an integrated circuit configured with the synchronous clock generator of Fig. 3.

15

DETAILED DESCRIPTION

In general, the present invention describes a synchronous clock generator, which permits an input signal to be latched, when the input signal is stable. Stability may occur after
20 the transient time required for the input signal to transition between high and low levels. The synchronous clock generator may include a delay lock loop circuit, which is referenced to an input clock signal, to delay the clock signal by a period and also produce a control signal. The control signal may be

supplied to a delay circuit receiving an input clock signal that is complimentary to the input clock signal. The delay circuit may be used to delay the complimentary clock signal by a period that is substantially the same as the delay caused by the delay lock loop circuit. The delayed clock signals may then be used to latch an input signal into a latch circuit, which allows the signals to stabilize. The synchronous clock generator may reduce the amount of area occupied on an integrated circuit, and may also reduce power consumption.

Moreover, the synchronous clock generator may minimize the number of electrical components to delay the clock signals. Hence, operating temperatures and process delays that affect the electrical components may also be reduced.

The delayed complimentary clock signals also permit data to be latched on a rising edge of one of the clock signals in a given period and then on a rising edge of the other clock signal in the next period. Hence, the synchronous clock generator may eliminate a dependency on the duty cycle of an input clock signal.

Fig. 1 illustrates a simplified block diagram of an integrated circuit 1 including an input/output interface 9 and an integrated circuit core 10. Signals may be exchanged between the core 10 and the input/output interface 9 using channels 16 and 17. The integrated circuit 1 may receive an

input signal 2 at the input/output interface 9. The input
 signal 2 may include a data signal (DATA) 12, a clock signal
 (CLOCK) 13, and a clock signal (\overline{CLOCK}) 14. The clock signals
 13 and 14 may be complimentary. The input signal 2 may be
 5 transmitted onto distinct channels. The channels may include a
 data channel 5, a clock channel 7, and a clock channel 8.

Fig. 2 illustrates the input/output interface 9 having a
 synchronous clock generator 4 and a latch circuit 20 coupled
 to the data channel 5. The input signal 12 may be fed to an
 10 input 21 of the latch circuit 20. The clock generator 4 may
 also include a delay lock loop circuit 15 coupled to the clock
 channel 7 and a delay circuit 17 coupled to the clock channel
 8. The delay lock loop circuit 15 adjusts the delay of the
 clock signal 13 arriving at an input 18 and produces a control
 15 signal 19 (V_{control}) on an output 37 (Fig. 3) that is fed to an
 input 11 of the delay circuit 17. The control signal 19
 (V_{control}) causes the delay circuit 17 to delay the clock signal
 14 received on an input 22. The output 23 ($\text{CLOCK}_{\text{Delay}}$) of the
 delay lock loop circuit 15 and the output 24 ($\overline{\text{CLOCK}}_{\text{Delay}}$) of
 20 the delay circuit 17 are each fed to an input 26 of the latch
 circuit 20.

Fig. 3 illustrates a block diagram of the delay lock loop
 circuit 15 and the delay circuit 17. The clock signal 13 is
 supplied to the input 18 of a series of delay cells 28 and to

an input 31 of a phase detector 32. Each delay cell 28 operates as a delay stage to change the phase of the incoming clock signal 13. The clock signal 13 propagates through each delay cell 28 to generate an output signal 35. The output
5 signal 35 is then delivered to an input 31 of the phase detector 32, which compares the phase of the clock signal 13 with the adjusted clock signal from the output 35. The output 39 of the phase detector 32 is then filtered by a filter 38 to produce the control signal 19, which is applied to each input
10 37 of each delay cell 28. The control signal 19 may be used to adjust a voltage of each delay cell 28. This in turn may cause the delay cell to change the delay of the clock signal 13. The output 35 is continuously compared to the clock signal 13 until an adequate phase delay is reached.

15 When the clock signal 13 is sufficiently delayed, a center tap 46 of the delay lock loop circuit 15 may be used to supply the input 23 to the latch circuit 20. The delay lock loop circuit 15 may also be tapped at any other delay stage.

The delay circuit 17 receives the clock signal 14 at the
20 input 22 of a series of delay cells 48. Each delay cell 48 receives the control signal 19 at an input 44 via the input 11. The control signal 19 causes the delay cells 48 to delay the clock signal 14 by substantially the same phase as the clock signal 13. The control signal 19 may be fed to each

delay cell 48 each time the signal 19 is produced by the phase detector 32. Alternatively, the control signal 19 may be supplied to each of the delay cells 48 when the clock signal 13 is sufficiently delayed. Once the appropriate delay of the clock signal 14 is produced, a center tap 49 may be used to provide the input 24 to the latch circuit 20. The delay circuit 17 may also be tapped at any other delay stage corresponding to a delay stage of the delay lock loop circuit 15.

10 Fig. 4 is a circuit diagram showing an example of two delay cells 28 of the delay lock loop circuit 15. The operation or configuration of the delay cells 48 may be similar to or identical to the delay cells 28. Each delay cell 28 includes an inverter circuit 53, inverters 54 and 55, and
15 transistors 58, 59, 68 and 69.

The first delay cell 28 receives the clock signal 13 on an input 52, which is supplied to the inverter circuit 53 by clock channel 7. The output 57 of the inverter circuit is fed to an input 74 of the inverter 54 and an input 75 of the
20 inverter 55. An output 78 of the inverter 54 is transmitted to the transistor 59, and an output 81 of the inverter 55 is fed to the transistor 69. The drain terminals of the transistors 59 and 69 may be coupled to the input 52 of the

inverter circuit 53. The transistors 58 and 68 may be coupled to the transistors 59 and 69, respectively.

The control signal 19 received on the 37 may be divided into two distinct signals 63 and 64. The signal 63
5 may bias the drain terminal of the transistor 59, and the signal 64 may bias the drain terminal of the transistor 69 to drive the inverter circuit 53 to generate an output 77, which serves as the input for the next delay cell 28.

A sufficient delay of the input signal 13 may be achieved
10 as follows. Prior to a reset operation of, for example, an integrated circuit, the signals 63 and 64 may be coupled to power and ground, respectively. This isolates the transistors 59 and 69 from the input 52 and also forces a lock time of the delay lock loop to be at a minimum value. An amount of time
15 required for the delay lock loop circuit 15 to sufficiently delay the input signal 13 may then be calculated using the minimum value and a pole of the filter 38.

Fig. 5 is a timing diagram illustrating an example of phase delays produced by the synchronous clock generator 8.

20 The clock signals 13 (CLOCK) and 14 (\overline{CLOCK}) may be complimentary and may have substantially the same period (T). The data signal 12 (DATA) received on the channel 5 may also have the same period as the signals 13 and 14. Fig. 5 also shows that the output signal 23 (CLOCK_{Delay}) and the output

signal 24 ($\overline{CLOCK}_{\text{delay}}$) may be delayed by a period (T_L) relative
to the input clock signals 13 and 14. The delay permits the
data signal 12 to be latched on a rising edge 79 of the clock
signal 13 or the rising edge 80 of the clock signal 14 at a
5 time (T_L), after the transient time (T_{trans}) of the signal 12.

A number of embodiments of the invention have been
described. Nevertheless, it will be understood that various
modifications may be made without departing from the spirit
and scope of the invention. For example, more than one delay
10 circuit 17 may be controlled by the delay lock loop circuit 15
to delay input clock signals. Accordingly, other embodiments
are within the scope of the following claims.